

**IN THE CLAIMS:**

Claims 2-27 are added. All pending claims and their present status are produced below.

- 1    1. (Original) A method for performing arithmetic in a memory to memory
- 2       architecture in an embedded processor, the method comprising:
  - 3           receiving a 32-bit fixed length instruction, the instruction specifying a source
  - 4           address in a memory using 11 bits, a source address in a register file using
  - 5           5 bits, a destination address in the memory using 11 bits, and a
  - 6           mathematical operation to be performed using 5 bits; and
  - 7           responsive to receiving the fixed length instruction:
    - 8               accessing, from the source address in the memory, a first operand on
    - 9               which the mathematical operation is to be performed;
    - 10          accessing, from the source address in the register file, a second operand on
    - 11          which the mathematical operation is to be performed;
    - 12          performing the mathematical operation on the first operand and the second
    - 13          operand to obtain the result; and
    - 14          storing the result in the destination address in the memory.
- 1    2. (New) The method of claim 1, wherein the source address and the destination
- 2       address in the memory correspond to 16 bit memory locations.
- 1    3. (New) The method of claim 1, wherein the source address and the destination
- 2       address in the memory correspond to 8 bit memory locations.

1       4.     (New) The method of claim 1, further comprising the step of passing through a  
2     sign extender the first operand in response to the source address corresponding to a  
3     memory location of less than 32 bits.

1       5.     (New) The method of claim 4, further comprising truncating the result prior to  
2     storing in the destination address in the memory.

1       6.     (New) The method of claim 1, wherein the instruction specifies a size of the first  
2     operand, the size being one of 8 bits, 16 bits, and 32 bits.

1       7.     (New) The method of claim 6, wherein the size of the first operand is specified in  
2     an Operation Code within the 5 bits of the mathematical operation to be performed.

1       8.     (New) The method of claim 1, wherein the accessing the first operand further  
2     comprises, calculating the source address in the memory from data in the 11 bits of the  
3     32-bit instruction specifying a source address in a memory.

4       9.     (New) The method of claim 8, wherein calculating comprises using one address  
5     mode of the group consisting of a Register + Immediate, a Register + Register Indirect, a  
6     Register + Immediate Auto-Increment, a Register Direct, and an Immediate addressing  
7     mode.

1       10.    (New) An apparatus for performing arithmetic in a memory to memory  
2     architecture in an embedded processor, the apparatus comprising:  
3              means for receiving a 32-bit fixed length instruction, the instruction specifying a  
4              source address in a memory using 11 bits, a source address in a register

5           file using 5 bits, a destination address in the memory using 11 bits, and a  
6           mathematical operation to be performed using 5 bits;  
7           means for accessing, from the source address in the memory, a first operand on  
8           which the mathematical operation is to be performed;  
9           means for accessing, from the source address in the register file, a second operand  
10          on which the mathematical operation is to be performed;  
11          means for performing the mathematical operation on the first operand and the  
12          second operand to obtain the result; and  
13          means for storing the result in the destination address in the memory.

1       11. (New) An embedded processor for providing connectivity in a communications  
2       system, comprising:  
3           a 32-bit arithmetic-logic unit (ALU) comprising a first input, a second input, and  
4           an output, the ALU for performing an operation on a first 32-bit operand  
5           and a second 32-bit operand and for producing a 32-bit result, the  
6           operation specified in a 32-bit instruction fetched by the ALU;  
7           a 32-bit register file for temporarily holding data, the 32-bit register file coupled  
8           to the first input of the ALU and communicatively coupled to the second  
9           input of the ALU for providing the first and the second 32-bit operand and  
10          coupled to the output of the ALU to receive the 32-bit result as an output  
11          from the ALU;  
12          a memory device communicatively coupled with the second input of the ALU for  
13          providing the ALU input-data and communicatively coupled to the output

14                   of the ALU for receiving result-data, the memory device comprising a  
15                   storage location of a size of less than 32 bits;  
16                   a sign extender coupled to the memory device for expanding the input-data from  
17                   the memory to 32-bit data; and  
18                   a multiplexer comprising a first and a second input and an output, the first input  
19                   coupled to the sign extender for receiving the expanded 32-bit data, the  
20                   second input coupled to the 32-bit register, and the output coupled to the  
21                   ALU, the multiplexer for selecting between the inputs the source for  
22                   providing the first 32-bit operand to the ALU.

1       12. (New) The embedded processor of claim 11, further comprising:  
2                   a truncator communicatively coupled to the ALU and the memory device, the  
3                   truncator for converting the 32-bit result received from the ALU to a data  
4                   unit of the size of the storage location in the memory device.

1       13. (New) The embedded processor of claim 11, wherein the multiplexer further  
2                   comprises a third input communicatively coupled to an immediate.

1       14. (New) The embedded processor of claim 13, wherein the immediate is less than  
2                   32 bits and wherein the immediate is coupled to the sign expander for converting the  
3                   immediate to an expanded 32-bit immediate, the sign expander further coupled to the  
4                   third input of the multiplexer for communicating the expanded 32-bit immediate.

1       15. (New) The embedded processor of claim 13, wherein the 32-bit instruction  
2                   comprises a 5-bit OpCode for specifying the operation, an 11-bit source address for  
3                   specifying a first source location for the first 32-bit operand, a 5-bit source address for

4 specifying a second source location for the second 32-bit operand, and an 11-bit  
5 destination address for specifying a destination location to store the 32-bit result.

1 16. (New) The embedded processor of claim 15, wherein the immediate comprises a  
2 4-bit immediate and a 7-bit immediate, the embedded processor further comprising:  
3 a general register file having no more than 32 data registers, the general register  
4 file comprising memory addressing information;  
5 a second multiplexer comprising a first, a second, and a third input and an output,  
6 the first input coupled to the 7-bit immediate, the second input coupled to  
7 the 4-bit immediate, and the third input coupled to the general register file,  
8 the multiplexer for selecting between the inputs to provide an output;  
9 an address register file having no more than 8 registers, the address register file  
10 comprising addressing information and an output;  
11 an adder coupled to the output of the second multiplexer for receiving one of the  
12 7-bit immediate, the 4-bit immediate, and the general register file, and the  
13 adder coupled to the address register for adding the output of the second  
14 multiplexer with the output of the address register and for providing a  
15 sum; and  
16 a third multiplexer comprising a first input, a second input, and an output, the first  
17 input coupled to the address register file, the second input coupled to the  
18 adder for receiving the sum, the third multiplexer for choosing between  
19 the address register file output and the sum thereby providing the 11-bit  
20 source address of the 32-bit instruction according to an address mode.

1       17. (New) The embedded processor of claim 16, wherein the address mode is one of  
2       the group consisting of a Register + Immediate, a Register + Register Indirect, a Register  
3       + Immediate Auto-Increment, a Register Direct, and an Immediate addressing mode.

1       18. (New) The embedded processor of claim 11, wherein the 32-bit instruction  
2       comprises a 5-bit OpCode for specifying the operation, an 11-bit source address for  
3       specifying a first source location for the first 32-bit operand, a 5-bit source address for  
4       specifying a second source location for the second 32-bit operand, and an 11-bit  
5       destination address for specifying a destination location to store the 32-bit result.

1       19. (New) A single-bit semaphore system in a multiple-system instruction set having  
2       an instruction for sharing a source between two or more systems, the instruction  
3       indicating the position of the bit acting as the single-bit semaphore, the single-bit  
4       semaphore system comprising:

5              a source having an output to provide source data to the multiple systems;  
6              a mask comprising a first bit pattern and a second bit pattern, the first bit pattern  
7                  having all logic zeroes except for a logic one at the position of the bit  
8                  acting as the single-bit semaphore, and the second bit pattern having all  
9                  logic ones except for a logic zero at the position of the bit acting as the  
10                 single-bit semaphore; and  
11              an ALU coupled to the mask and to the output of the source, the ALU for  
12                  performing a logic OR function with the first bit pattern and the source  
13                  data for setting the semaphore bit, and for performing a logic AND with  
14                  the second bit pattern and the source data for clearing the semaphore bit.

1    20. (New) The single-bit semaphore of claim 19, wherein the source is one of an  
2    immediate, a register file, and a memory.

1    21. (New) A method of accessing data across boundaries of 32-bit words with a  
2    register while avoiding partial register writes, the method comprising:

3                 accessing a first desired byte in a first 32-bit word;  
4                 storing the first desired byte in a right-most byte of the register; and  
5                 executing a shift-and-merge instruction thereby shifting register data one byte to  
6                         the left and merging a second desired byte from a second 32-bit word in  
7                         the right-most byte of the register.

1    22. (New) The method of claim 21, wherein the register is a 16-bit register.

1    23. (New) The method of claim 21, further comprising executing a second shift-and-  
2    merge instruction thereby shifting the register data one byte to the left and merging a  
3    third desired byte from a third 32-bit word in the right-most byte of the register.

1    24. (New) A method of modifying instructions stored in an instruction memory section  
2    of a multi-thread system[[s]] comprising:

3                 assigning to each thread of a set of threads a set of time slots, wherein each time slot  
4                         assigned to a thread does not overlap in time with a time slot assigned to a  
5                         another thread, and wherein one instruction is performed during one time slot;  
6                 and  
7                 in response to a modify instruction performed during a first time slot of a first thread,  
8                 accessing an instruction stored in the instruction memory section during a

9           second time slot of the first thread subsequent to the first time slot of the first  
10          thread during which the modify instruction instructs to modify the instruction  
11          stored in the instruction memory.

1       25.     (New) The method of claim 24, wherein the modify instruction is one of IREAD,  
2       IWRITE, and IERASE.

1       26.     (New) The method of claim 24, wherein the set of threads comprises a first, a second,  
2       and a third thread and wherein the assigning comprises assigning the first thread a set of five  
3       time slots, assigning the second thread a set of 3 timeslots, and assigning the third thread a  
4       set of 2 time slots.

1       27.     (New) The method of claim 26, wherein the set of time slots of the first, second, and  
2       third threads make up a time sequence characterized by a first time slot of the first thread, a  
3       first time slot of the second thread, a second time slot of the first thread, a first time slot of  
4       the third thread, a third time slot of the first thread, a second time slot of the second thread, a  
5       fourth time slot of the first thread, a third time slot of the second thread, a fifth time slot of  
6       the first thread, and a third time slot of the third thread.